

In the Claims**Amendments to the Claims**

This listing of claims will replace all prior versions, and listings, of claims in the application:

Claim 1 (Currently Amended): A reconfigurable processor integrated circuit, comprising:

a processor core for operating on a set of instructions to carry out predefined processes;

a plurality of input/output pins;

a plurality of functional input/output blocks each having an input and an output and associated
5 with said processing core to allow said processing core to interface with said plurality of input/output pins, each
of said functional input/output blocks having an associated and predetermined functionality, said functionality
being the output as a function of the input, the function defined by said functionality, and each of said functional
input/output blocks having a requirement for a defined number of said plurality of input/output pins wherein the
total of said defined number for all of said plurality of functional input/output functional blocks exceeds the
10 number of said plurality of input/output pins, wherein said processor is interfaced with one of said input or
output of each of said functional blocks;

a reconfigurable interface for selectively interfacing between the other of said input or output
of said associated functional blocks and a select one or ones of said plurality of input/output pins, such that said
processor can be interfaced with said select one or ones of said input/output pins, said reconfigurable interface
15 operable to define how each of said plurality of input/output pins interfaces with said select ones of said plurality
of functional blocks and the associated functionality in accordance with configuration information; and

a non-volatile memory for storing said configuration information, such that said stored
configuration information can be altered.

Claim 2 (Previously Presented): The reconfigurable processor integrated circuit of Claim 1, wherein
said plurality of input/output pins are configured in functional groups.

AMENDMENT AND RESPONSE

S/N 09/885,459

Atty. Dkt. No. CYGL-25,768

4

Claim 3 (Currently Amended): The reconfigurable processor integrated circuit of Claim 1, wherein said each of said functional input/output blocks processor core has a plurality of inputs/outputs inputs and outputs and each of said plurality of said input/output pins can be interfaced with any of said plurality of functional input/output blocks by said reconfigurable interface.

Claim 4 (Previously Presented): The reconfigurable processor integrated circuit of Claim 1, wherein said reconfigurable interface is programmable by said user.

Claim 5 (Previously Presented): The reconfigurable processor integrated circuit of Claim 1, wherein said processor core is a digital processor core and further comprising an analog section for interfacing via input/output analog pins with analog signals and for interfacing with said processor core with a digital interface.

Claim 6 (Previously Presented): The reconfigurable processor integrated circuit of Claim 5, wherein said input/output analog pins are not reconfigurable with said reconfigurable interface.

Claim 7 (Canceled)

Claim 8 (Withdrawn): An integrated circuit, comprising:

a processing core for executing a plurality of instructions to carry out a predefined process;
a first memory for containing user defined instructions on which said processing core operates;

5 and

a second imbedded memory for containing proprietary instructions on which said processing core operates and which proprietary instructions are accessible by instructions operating from said first memory, and which second memory is not accessible external to the integrated circuit, said second memory only accessible by instructions in said second memory when executing an instruction therein.

AMENDMENT AND RESPONSE

S/N 09/885,459

Atty. Dkt. No. CYGL-25,768

BEST AVAILABLE COPY

5

Claim 9 (Withdrawn): The integrated circuit of Claim 8, wherein said first memory is loaded in a first and initializing operation prior to the user programming said second memory and said first memory locked after such loading from access external to the integrated circuit.

Claim 10 (Withdrawn): The integrated circuit of Claim 8, and further comprising a proprietary interface to said first and second memory.

Claim 11 (Withdrawn): The integrated circuit of Claim 10, wherein said first and second memories are flash memory.

Claim 12 (Withdrawn): The integrated circuit of Claim 11, wherein said proprietary interface comprises a JTag interface.

Claim 13 (Withdrawn): The integrated circuit of Claim 8, wherein said first memory includes debugging instructions to allow the user to monitor and debug program instructions contained within said second memory, such that the integrated circuit can be operated within its operating environment and debugged therein.

Claim 14. (New): The integrated circuit of Claim 1, wherein each of said functional input/output blocks has a predetermined functionality associated therewith that is modifiable to modify the associated function.

Claim 15: (New) The integrated circuit of Claim 14, wherein said processor core is operable to input to a select one of said functional input/output blocks on the associated input thereof control information to modify the function associated therewith.

Claim 16: (New) The integrated circuit of Claim 14, wherein said processor core is operable during normal operation of the integrated circuit to modify the function of one or more of said functional input/output blocks.

AMENDMENT AND RESPONSE
S/N 09/885,459
Atty. Dkt. No. CYGL-25,768

6

Claim 17: (New) The integrated circuit of Claim 1, wherein the one of the inputs and outputs of each of said functional blocks interfaced with said processor core has a special function register associated therewith, such that any signals received from said processor core are stored therein and any signals transmitted to said processor core from the associated one of said functional input/output blocks is stored therein.

Claim 18: (New) The integrated circuit of Claim 17, and further comprising a special function register bus for interfacing between said processor core and said special function registers, wherein each of said special function registers has an address associated therewith that is within an address space of said processor core.

AMENDMENT AND RESPONSE

S/N 09/885,459

Atty. Dkt. No. CYGL-25,768